We analyze the operation of the wireless single-electron logic family based on single-electron-parametron cells. Parameter margins, energy dissipation, and the error probability are calculated using the orthodox theory of singleelectron tunneling. Circuits of this family enable quasi-reversible computation with energy dissipation per bit much lower than the thermal energy, and hence may circumvent one of the main obstacles faced by ultradense threedimensional integrated digital circuits.
I. INTRODUCTION
Single-electron tunneling 1,2 in systems of small-capacitance tunnel junctions has attracted much attention during the last decade because of both the interesting physics and the possibility of useful devices. Today the basic physics of single-electron tunneling is sufficiently well understood, and its possible applications (for reviews see, e.g., Refs. 3 and 4 ) are becoming an important issue. The practical value of several analog applications has already been proven: for example, the single-electron transistor 5, 6 as a highly sensitive electrometer, 7 the single-electron pump 8 as a standard of dc current, 9 and the array of tunnel junctions 10 as an absolute thermometer.
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In the field of digital electronics, however, only rudimentary devices have been demonstrated so far. [12] [13] [14] [15] [16] [17] [18] The recent invention 19 of hybrid circuits based on single-electrontransistor readout from floating-gate memory cells presumably opens a way to roomtemperature memories with density beyond 10 11 bit/cm 2 . (This concept has been supported by recent experiments 18 with the first low-temperature prototypes of such memory cells).
The potential of single-electronics in logic circuits, however, remains uncertain due to substantial problems which have to be solved for both types of single-electron logic devices suggested so far.
Devices of the first type use single-electron transistors instead of field effect transistors in "voltage-state" circuits similar to conventional digital electronics. 7 In these devices the effects of charge quantization are restricted to the interior of the single-electron transistors. As a result, the design of such circuits (including complementary 20 ) is relatively straightforward.
They suffer, however, from a relatively high static power consumption.
21,22
The second possible way (which allows to reduce the power dissipation), is to code bits directly by single electrons everywhere in the circuit. [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] (A different, interesting approach based on rf parametric excitation of single-electron-tunneling oscillations has been suggested by Kiel and Oshima; 33 unfortunately their original proposal seems to have run into considerable implementation problems 34 ). It is important that these "charge-state" logic circuits do not necessarily require long wires and can be implemented using only small conducting islands separated by tunnel barriers, with the necessary power and timing provided by an external rf electric field. 27 Recently we suggested 28 a new device for charge-state, wireless logic circuits -the Single Electron Tunneling Parametron (or SET Parametron). In comparison with the wireless single-electron devices suggested earlier, 27 the SET Parametron may have wider parameter margins and extremely low power dissipation, lower than the thermodynamic "limit" of k B T ln 2 per bit.
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In this paper we present the results of a detailed analysis of the SET Parametron and basic logic circuits using this device. The major characteristics of the SET Parametron, including its parameter margins, speed, error rate, and power consumption, will be discussed.
II. SET PARAMETRON: THE BASIC IDEA
The basic cell of the new logic family, the SET Parametron, consists of three conducting islands -see Fig. 1a . (In our numerical calculations we have assumed the islands to be of spherical shape, with R being the radius of the edge islands 1 and 3, and r the radius of the middle island 2; this assumption is, however, not important for the device operation.) The middle island is slightly shifted off the line passing through the centers of the edge islands.
We will identify this line with x-axis, and the direction of the middle island shift with y-axis (which is the symmetry axis of the cell). Electrons can tunnel through small gaps between the middle and edge islands, but not directly between the edge islands because of their much larger spacing (Fig. 1a ).
Let us assume that the cell as a whole is charged by one uncompensated electron. (This assumption makes the explanation of the operation principle simpler; later we will consider the more natural case of an initially neutral cell.) If the cell is biased with a sufficiently strong "clock" electric field E c > 0 directed along axis y, the electron is obviously located at the central island. 35 Now let the field be decreased gradually so that eventually it changes direction to negative. At some moment the electron will have to tunnel to one of the edge islands because these states become energetically preferable. Because of the geometrical symmetry, the choice of island (left or right) will be random, i.e. the charge symmetry of the system will be broken spontaneously.
However, if there is a weak "signal" field E s along direction x (this field may be applied, for example, by the neighboring similar cell), the final position of the electron will depend on the sign of E s . A natural way to discuss this effect is to say that the signal field E s creates an energy difference ∆ between the electron states in islands 1 and 3, and that the electron prefers to tunnel into the island with the lowest energy state (Fig. 1b) . If now the clock field E c becomes negative and large, it creates a high energy barrier W (see Fig. 1b ) between the edge islands, so that the electron is reliably trapped in the island it has tunneled to, regardless of further changes of the signal field E s .
Thus if fluctuations in the system are low enough, and the clock field changes slowly enough, even a small field E s of the proper sign at the decision-making moment (when
) is sufficient to ensure a certain robust final polarization of the cell. This process can be interpreted as a reliable recording of one bit of information; for example, the electron on the right island may mean logical "1" while the electron on the left island encode logical "0". Now the dipole moment of the cell can in turn be used to produce the signal field to control the other cells during their decision-making moments, and hence determine their information contents (see Section V below).
This "parametric" amplification of signal, which gave the SET Parametron its name, is quite similar to the operation of a Josephson junction device called Parametric Quantron 36, 37 (re-invented later as the "Flux Quantum Parametron" 38 ), and in a broader sense to rf-driven parametrons. 39, 33 The main difference is that all the previously analyzed parametrons are described by a continuous degree of freedom (e.g., the Josephson phase φ in the Parametric Quantron). This variable can take any value, and the discrete information states correspond to energy minima on the φ axis. On the other hand, in the SET Parametron with low tunnel conductances, the possible states are discrete (the electron has to be definitely on one of the islands at each particular instant).
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III. SET PARAMETRON: QUANTITATIVE ANALYSIS
Let us consider the operation of one SET Parametron cell using the orthodox theory 1 which is adequate for the description of single-electron tunneling in systems with many background electrons in each island and sufficiently low conductance G of tunnel junctions (G ≪ e 2 /h). In this theory the electron is always localized in one of the islands, and the rate Γ of each tunneling event is solely determined by the corresponding decrease W = −∆ε of electrostatic energy ε of the system. Using elementary electrostatics, we obtain the following expressions for the energy decreases corresponding to four possible tunneling events in the SET Parametron (tunneling to/from each of the edge islands is denoted with signs + and −, respectively):
Here l(r) means left (right) junction, φ i is the electrostatic potential of i-th island (for numbering, see Fig. 1a ), W 12 and W 23 are the Coulomb blockade energies, and C −1 is the inverse capacitance matrix. Vectors e D i = (eD ix , eD iy , eD iz ) are the dipole moments of islands when charged with single electrons, E is the external electric field (accepted to be uniform) and q i is the total electric charge of i-th island, while q i0 is the uncompensated part of its background charge.
In the limit when the island radii are smaller than the spacing between islands, the following simple approximation for the capacitance matrix elements can be used:
where r i = (x i , y i , z i ) is the i-th island center, and ǫ is the dielectric constant of the dielectric environment. In the case of comparable radii and island spacing, C ij have to be calculated numerically, for example, using the method of multiple electrostatic images (see Appendix A). The results show that approximation (5) gives accuracy better than 10% if the spacing between the islands is larger than the largest island's radius.
In our initial analysis (until Section VII) we will assume that temperature T is low and that the electric fields are changing slowly (adiabatically). In this case the full result of the orthodox theory,
is reduced to the simple rule that the system always follows the local minimum of the total electrostatic energy. Figure 2a shows the phase diagram of stationary charge states of a cell charged by one uncompensated electron. Each state is locally stable within a diamond-shape region corresponding to two conditions:
being valid simultaneously, so that no tunneling event is possible, W ± l,r < 0. Within the small-island approximation (5) the position of the diamond center is 
is the distance between island centers -see Fig. 1a ).
The diamonds are periodic along both axes E s and E c , with periods
Equations (8)- (10) (1)- (3) and (7)).
The period along axis E s corresponds to the transformation (n 1 , n 2 , n 3 ) → (n 1 −1, n 2 , n 3 + 1), while the period along E c axis corresponds to (n 1 , n 2 , n 3 ) → (n 1 −1, n 2 +2, n 3 −1). Notice that these transformations allow only even-number changes at the middle island; the "odd" set of diamonds can be obtained from the "even" set by the shift (∆E s /2, ∆E c /2). Figure 2a shows the results of more exact, numerical calculations of the phase diagram for a particular cell; however, they are quite close to the approximate analytical results (8)- (10) .
(The approximation accuracy is better than 10% and it becomes even better than 1% after the normalization by ∆E s and ∆E c .) For example, the minor offset of the diamond corners from the horizontal axis, which arises due to deviations from the analytical approximation, is hardly visible.
The most important qualitative feature of the phase diagram is the existence of bistability regions (shaded in Fig. 2a) 
IV. SINGLE EXCITON PARAMETRON
While the case of the cell charged by one electron is the simplest for understanding the device operation, a more natural option is the initially electrically neutral cell: n 1 +n 2 +n 3 = 0.
(This variety of SET Parametrons may be called the "Single Exciton Parametron", since digital bits in it are presented by electrostatically bound electron-hole pairs, although the physics of this bound state is rather different from that of the usual excitons in semiconductors.) Figure 2b shows the phase diagram of such a cell with the same geometrical parameters as in Fig. 2a . The only difference between the diagrams is a change in the charge states labeling and a fixed shift along E c axis, so that the diagram in Fig. 2b is symmetric about both axes. (Actually, any change of the initial charge of the cell is equivalent to a fixed offset of the fields E c and E s ).
Due to its field sign symmetry, the Single Exciton Parametron allows two natural modes of operation. The first is illustrated by the arrowed rectangle in the center of the diagram (instead of the thick line in Fig. 2a we have drawn the rectangle in Fig. 2b between the edge islands via the middle island. For the sake of simplicity we will limit ourselves to the bistable case.
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V. SHIFT REGISTER Figure 3 shows the standard scheme of operation of a shift register using parametron-type binary cells. and again. Notice that unidirectionality of the bit propagation is achieved by the "running wave" of the clock while the structure itself is 1D-isotropic.
During each period of the three-phase clock, the information is shifted by three stages, so that we need 3 cells per bit of information. It is straightforward to increase the number of phases beyond 3. Typically this would make the system more robust, but require proportionally more hardware per bit. (More generally, the number of cells per bit has not to be integer: by changing the clock phase shift it can have any value larger than 2). In order to find the width of parameter window corresponding to correct operation of the parametron, let us first neglect the inter-cell interaction. Using the operation diagram shown in Fig. 5 and the phase diagram of Fig. 2b it is straightforward to obtain that the amplitude A of the rotating clock field has to satisfy the following three conditions:
where θ is the clock phase shift between the adjacent cells. The first condition is necessary to have the signal source cell still in ON state when a recipient cell switches from OFF to ON. The second relation ensures that at that instant the next cell is already in OFF state.
Finally, the third inequality means that the clock field does not reach the next diamond at the E c axis -see Fig. 2b and Eqs. (9) and (10), so that no undesirable charge states appear during the operation.
Equations (11) can be reduced to the following equation for the one-side margin ξ of the
Within the approximation (5) the ratio ∆E c /δE c is equal to 2 − (1/R − 1/2d)/(1/R + 1/r − 2/s); this ratio increases when the radius of the middle island decreases. In the general case when the terms 1/R, 1/r, 1/2d, and 1/s are replaced for the elements of the inverse capacitance matrix, the upper bound for ∆E c /δE c is equal to 2, while the lower bound is equal to 1.
For the particular case shown in Fig. 4 we have θ = 2π/6, hence, Eq. (12) gives the maximum margin of ξ = tan(π/12) ≃ 27% for the amplitude A of the rotating clock field if ∆E c /δE c > 1.5, so that the minimum in Eq. (12) is determined by the first term. (In order to satisfy this additional condition the middle island should be sufficiently smaller than the edge islands.)
The above single-cell analysis is only an approximation, because in the real structure all the cells interact with each other and also the presence of neighboring cells somewhat changes the cell electrostatics. This is why we have carried out extensive numerical simulations of reasonably long shift registers (18 three-island cells). For a given geometry of the circuit we first calculated numerically the inverse capacitance matrix C −1 ij and the vectors D i (see Appendix A); then these numbers were fed to a Monte-Carlo program which simulated singleelectron tunneling events in the circuit using the "orthodox" theory. 1 The logical input was a relatively long (typically, 16-bit) quasi-random bit sequence, repeated periodically many times.
The simulations have shown that for the geometry presented in Possibly the situation may be improved by using alternative geometries and charge modes.
VI. SET PARAMETRON LOGIC GATES
The shift register described in the previous Section is actually a line of inverters. To have a complete set for the arbitrary logic functions we need to have other logic gates (e.g., NAND or NOR), and a circuit with a fan-out more than one ("splitter").
All these functions can be naturally implemented using the geometry shown in Fig. 6 . If the clock field rotation causes the signal propagation from the bottom to the top we get a fan-out-two circuit, because the dipole moment of cell F (in its ON state) will determine the charge state of both cell A and cell B, set during their OFF→ON switching. On the other hand, if the signal propagates from top to bottom, we get the implementation of a binary logic function (either F = A.NOR.B or F = A.NAND.B, depending on the asymmetry provided by the background charges or dc bias field E s imposed on cell F ).
In order to verify the operation of this system, we have carried out its numerical simulations in the symmetric single-exciton mode, using the same parameters as above (r/R = 0.3,
for each of three shift registers, each of them 6 cells long.
The z-shift between upper registers was 6R, while the y-spacing between cells A (B) and F was 2R, i.e. slightly less than the spacing l = 3R between cells in each register.
The simulations have shown the following margins for the amplitude components A y and A z of the clock field (at zero temperature and relatively low speed). For the fan-outtwo gate, at E z /E y = 1.5, we get correct operation at 3.45
corresponding to a margin of ±9%. For the constant E y = 4.15 e/4πǫǫ 0 R 2 , the z-component should be within the range 4.6 < A z /(e/4πǫǫ 0 R 2 ) < 6.3 (the margins of ±16%). For the NOR gate, with E y = 4.1 e/4πǫǫ 0 R 2 , E z = 6.15 e/4πǫǫ 0 R 2 (this operating point is within the margins for both the shift register and fan-out circuits) correct operation is achieved for the dc bias field E s equivalent to the background charge shift in the range 0.034 < q 0 /e < 0.053 (q 0 = q 0,lef t = −q 0,right ). For the NAND gate with similar parameters the range is 0.035 < −q 0 /e < 0.069. The difference between the results for the ranges (which should coincide because of the layout symmetry) is explained by the finite set of tested input signal sequences which did not have a symmetry between logical zero and unity.
Hence, the true range cannot be wider than the common part of two ranges [0.035, 0.053], and thus the real margin is slightly below ±20%.
VII. ENERGY DISSIPATION DURING OFF→ON SWITCHING
Let us calculate the energy dissipation during the switching OFF→ON of one SET Parametron cell in a fixed signal field E s . The switching is illustrated in Fig. 7 which shows the energies of three possible states of the cell as functions of time. For a cell charged by one electron the letters l, r, and m correspond to the location of the extra electron.
For the single-exciton case we can use the same notation, counting one hole or electron as background charge.
Within the framework of the "orthodox" theory the switching is described by the master equation,
where σ m , σ l , σ r are the probabilities of finding the system in "m", "l", and "r" states. The tunneling rates Γ ± l(r) are given by Eq. (6), in which we now assume the linear dependence of the energies on time:
(This assumption is evidently valid only if the energy difference ∆ due to the signal field in the moment of switching is much less than the maximal energy due to the rotating bias field.) We also assume that the signal field makes state "r" energetically more preferable,
If the clock speed and temperature are sufficiently low so that the system switches correctly from "m" to "r" (bit errors will be considered in Section IX), then the energy dissipation can be calculated considering only states "r" and "m" and neglecting state "l". In this case the master equation (13) is simplified with the condition σ l (t) = 0,
(here we omit index r in tunneling rates for simplicity), and has an explicit solution
where
The statistical average of energy loss by the moment t is given by the expression
Using Eq. (17) we find, finally:
The solid line in Fig. 8 shows the total energy loss E = E(∞) as a function of the dimensionless switching speed
In the low-speed limit, β ≪ 1, the switching process is almost adiabatic. It consists of numerous tunneling events (back and forth between "m" and "r" states) occurring within the energy interval on the order of the thermal energy T around the point W (t) = 0. ( Figure   7 shows a particular Monte-Carlo realization for β = 0.1.) It is easy to check that in the purely adiabatic case when σ r is determined by thermodynamics only,
the total dissipation is zero, because in Eq. (19) the symmetric function of timeσ r (t) is multiplied by the antisymmetric function W (t).
According to Eq. (16), the correction to the adiabatic limit, ∆σ r ≡ σ r − σ ad r satisfies the equation ∆σ r = −σ r /Γ Σ ; hence, as the first approximation in β we can use
After the integration by parts of Eq. (19) the total dissipation is given by
Combining Eqs. (23), (24), (14) , (18) , and (6), we obtain the low-speed approximation for the total dissipation
In this quasi-reversible regime E ≪ T ; notice also that in this limit the total dissipation decreases when temperature increases.
In the opposite limit, β ≫ 1, the speed of energy change is so high that the tunneling occurs only at W > 0 and only once -see Fig. 7 , without numerous back and forth processes.
(Actually, this limit is the only one possible at T = 0.) Then the solution of Eq. (16) is
and the average total dissipation
Hence, in the case β ≫ 1 the average energy dissipation is much larger than (and independent of) the thermal energy, indicating the thermodynamic irreversibility of the switching process in this limit. In Fig. 8 the low-speed and high-speed approximations (Eqs. (25) and (28)) are represented by dashed lines, while the solid line shows the result of the exact calculation using Eq. (16), which gives a natural crossover between these two limits.
Equation (6) is valid only for the case of the continuous spectrum of electron energies in the conducting islands. It is easy to consider a different case when the electron energy in the middle island is strongly quantized so that only one level is involved in tunneling, while the energy spectrum of the edge island is still continuous. (This situation is possible when the middle island is much smaller). Then the "orthodox" theory should be somewhat modified, [43] [44] [45] however, for our purpose the only important change is that Eq. (6) should be replaced with
where Γ 0 is a constant which characterizes the tunnel barrier transparency. Equation (20) yields that the average total energy loss during one switching is given by a simple formula
for arbitrary switching speed (see Fig. 9 ). It is evident that quasi-reversibility (E ≪ T ) is possible in this case as well, if the switching speed is low enough: α ≪ T /Γ 0 .
In both cases considered above, electron energy relaxation in islands with continuous spectrum (implied by Eqs. (6) and (29)) is the source of dissipation in the system. In the important case when electron energy is quantized in all islands this may not be true, so that this limit requires a completely different treatment. Our hope is to complete an analysis of this important case in the near future.
To conclude this section, notice that our model allows not only the total dissipation E to be calculated, but also the time dynamics of the heat transfer between the system and the environment ("heat bath") during the switching process to be followed. Dashed lines in Figs. 8 and 9 show the results of such calculation using Eqs. (6) and (29), respectively.
During the first part of the switching process (when W (t) ≤ 0) the energy E 1 ≡ −E(0) is (on the average) borrowed from the heat bath which, hence, is cooled. During the second part of the process (W (t) ≥ 0) the average energy E 2 ≡ E − E(0) > E 1 is returned back to the heat bath. Notice that in the adiabatic limit E 1 = E 2 = T ln 2 independently of the exact model used for Γ(W ). This result follows from Eqs. (19) and (22) after the integration by parts:
Notice that this is valid for any gradual function W (t), if only W (0) = 0.
The generality of this result is due to the direct relation E(t) = −T ∆S inf (t) between
the energy and the informational ("Shannon") entropy S inf of the degree of freedom used to code information (for a more detailed discussion, see Appendix B). In fact, in the instant when W = 0, the system may be in either of two states (σ m = σ r = 1/2), hence ∆S inf = ln 2 has been acquired in comparison with the definite initial state (σ m = 1, σ r = 0). By the end of the switching the informational entropy is restored to the initial value since the state is definite again (σ m = 0, σ r = 1). Finite switching speed decreases E 1 and increases E 2 (see the dotted lines in Figs. 8 and 9) leading to a positive total dissipation E = E 2 − E 1 .
VIII. REVERSIBLE COMPUTATION
The general thermodynamic arguments lead to the conclusion that erasure of information necessarily requires an energy dissipation of at least T ln 2 per bit (see Refs.
46-48 and Appendix B). During the switching OFF→ON of a cell in any SET-Parametron circuit, the amount of information is not changed, thus allowing arbitrary small energy dissipation in the slow-switching limit. However, for switching ON→OFF the lower bound on dissipation is determined by logical reversibility of a particular circuit.
The SET Parametron shift register is obviously a logically reversible circuit, because during cell switching to OFF the information is preserved by the next cell. It is easy to check (see Fig. 4 ) that the sign of the energy difference ∆ = ε l − ε r between two digital states does not change during the ON phase because of the back influence from the next cell. So the cell stays in the lower-energy state and the analysis of the energy dissipation during switching ON→OFF is equivalent to that of the switching OFF→ON (see Fig. 10 ).
A similar small-dissipation case is realized in the SET Parametron fan-out circuit, because during the ON→OFF switching of the last cell of the input line (cell F in Fig. 6 ) the proper sign of ∆ is maintained by both first cells of the output lines.
The situation is different for the NAND/NOR gate because any gate consisting of two inputs and one output is logically irreversible and, hence, has a lower bound for dissipation. [46] [47] [48] For two uncorrelated input streams of bits with equal probabilities of unity and zero, the informational entropy before the logic operation is S Actually, in the SET Parametron realization shown in Fig. 6 the average energy dissipation is much larger than this lower bound. If two input bits are different, the energy difference ∆ changes its sign during ON state of either cell A or B. In this case the energy dissipation during switching to OFF is comparable to |∆| (see Fig. 10 ) which should be much larger than the thermal energy because the condition |∆| ≫ T is necessary to ensure small error probability (see next Section).
To realize reversible NOR and NAND operations (which would provide small dissipation) using SET Parametron cells, gates with two inputs and three outputs can be used (see Fig. 11 ). This idea was suggested 37 for the Parametric Quantron logic gates and can be directly applied to the SET Parametron. The input information is copied to the first cells of two additional shift register lines. If their coupling to the last cells of input lines is stronger than input-output coupling, the proper sign of ∆ is always maintained, and the energy dissipation is arbitrarily small in the slow switching limit.
IX. BIT ERROR RATE
Kinetic equation (13) allows the calculation of the rate of "classical" digital errors during the SET Parametron cell switching (later we will briefly discuss also the "nonclassical" errors due to cotunneling 49 ). The error probability P is given by σ l (∞). Let us first assume T = 0 and calculate the "dynamic" error which occurs when the switching speed α is too high, and the system remains in the initial (symmetric) state up to the moment when tunneling to the upper energy level becomes possible (see Fig. 7 and Eqs. (14) - (15)). Since there is no tunneling back and forth at T = 0, the error probability can be found simply as the time integral of the rate of erroneous tunneling Γ + l multiplied by the probability σ m that no
tunneling has yet occurred:
For the "orthodox" model of the tunneling rate given by Eq. (6),
where γ ≡ αe 2 /G∆ 2 . In order to keep P dyn ≪ 1, γ should be much less than 1, then K ≈ 1.
Equation (34) shows that the dynamic error decreases exponentially with the decrease of the switching speed and even faster than exponentially with the increase of ∆ (factor ∆ 2 in the exponent).
For sufficiently small α and/or large ∆ the main contribution to the error probability will be due to the thermally activated processes which populate the symmetrical state "m" during the passage of energy ε m across ε l . The probability of this "thermal" error is given by the simple formula
and it prevails over P dyn when T ≫ αe 2 /G∆. In the case when both errors are of the same order, the result can be found by the numerical solution of Eq. (13). The total error probability can be estimated as the maximum of the two analytical results presented above:
If instead of the "orthodox" model we assume that only one discrete energy level of the middle island participates in tunneling, then using Eq. (29) for the tunneling rate we obtain from Eqs. (32) and (33) the following probability of the dynamic error (T = 0):
The thermal error is still given by Eq. (36), and it prevails over the dynamic error if T ≫ α/Γ 0 .
One more possible source of errors is the higher-order quantum process of cotunneling 49 when two or more electrons tunnel simultaneously through different junctions. For illustration, the lowest energy diagram in Fig. 1b shows the situation when the charge state with higher energy is occupied, and the digital information in the cell is preserved by the energy barrier (higher energy of the symmetric state) due to the bias field. According to the orthodox theory, single-electron tunneling in this case is impossible (at sufficiently low temperature). However, the second-order cotunneling, i.e. simultaneous tunneling of two electrons (through both junction) brings the system into the lower energy state and, hence, is energetically allowed. This process changes the sign of the cell dipole moment and can lead to the digital error.
This type of error can occur, for example, in the 3-phase shift register during the phase when the bit is stored by only one cell, and the long-range interaction with cells carrying other bits (nearest cells are OFF) provides uncontrolled sign of the energy difference between "l" and "r" states. The erroneous bit will then propagate along the shift register.
Though a detailed analysis of cotunneling was not a goal of this work, we should notice that several means are readily available to reduce the resulting error probability. First, because the rate of m-electron cotunneling scales as (GR Q ) m (where R Q ≈ 6.5 kΩ is the quantum unit of resistance) while the single-electron rate is proportional to the first power of G, the decrease of G decreases the relative importance of the cotunneling processes. Another, more powerful method is to increase the smallest order m of possible cotunneling processes.
This can be done, for example, by increasing the number of islands per cell. If the cell consists of 5 islands and the ON state corresponds to an electron on one of the outer islands, then at least the 4-th order cotunneling (m = 4) is necessary to switch between logical zero and unity; a further increase of the number of islands per cell makes the cotunneling rate negligible even for relatively large tunnel conductance. Finally, it is possible to increase the minimal cotunneling order while still using three-island cells, by increasing the number of cells which store the same bit. This can be done, for example, by the increase of the number of phases in the operation of the shift register. In the realization shown in Fig. 4 this may easily be achieved by a decrease of the angle θ between the planes of neighboring cells. If the bit is stored by k neighboring cells then the error can occur only if all these k cells will simultaneously change their polarizations and if the final state has a lower energy (any "partial" switching would cost at least one cell-cell interaction energy and, hence, is thermodynamically forbidden at least for not too large k). So, the lowest order of erroneous cotunneling is 2k, and the linear increase in "hardware" allows the exponential reduction of the error probability. This method is applicable to any logic gates which use shift registers as their input and output lines. Coming back to the wireless realization, let us estimate the parameters of a possible implementation of the device using the conducting (e.g., metallic) clusters as islands. For a cluster diameter 2R about 5 nm (which is at the limit of present-day direct e-beam writing techniques) the charging energy E c ∼ e 2 /8πǫǫ 0 R is about 0.15eV (where ǫ ∼ 2 is taken as a typical dielectric constant for the organic materials which are the natural candidates for the cluster environment). For the layouts considered in this paper the typical energy difference ∆ between "l" and "r" states is about 0.2E c leading to ∆ ∼ 0.03 eV. Requiring the probability of the thermal error to be less than 10 −10 per switching, Eq. (36) yields the maximal operation temperature of about 15 K. Assuming the same value for the dynamic error (then γ ≃ 0.025 -see Eq. (34)) and taking into account the particular geometry (Fig.   4) , we obtain the maximum clock frequency ν max ∼ 5×10 −4 G∆/e 2 that corresponds to about 10 9 Hz for our parameters and G ∼(10 5 Ohm) −1 (higher G would make the cotunneling a problem). In this case the power dissipation (see Eq. (28) In this Appendix we discuss the method of multiple electrostatic images used to calculate the inverse capacitance matrix C −1 and vectors D (island dipole moments) which describe the influence of the external electric field for the arbitrary system of conducting spheres.
This method was also used for numerical calculations in another work.
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It is well known that the electrostatic field of a point-like charge q located at a distance d from the center of an uncharged sphere having the radius r, may be treated as the net field of the charge q and a pair of fictitious charges located inside the sphere, in free space. to each other, and we require a good accuracy), then the computer memory will obviously be insufficient.
To solve this problem we use three ways (levels) of storage of information about the pairs, depending on their magnitude (the pair magnitude can be characterized by two numbers:
the distance between the charges and the dipole moment of the pair). For "large" pairs we store the whole information (position and the charge magnitude). When the image of a sufficiently "small" pair is calculated, we store only the location and the magnitude (dipole moment) of the dipole consisting of two image charges, and the total charge at the sphere center. The lowest level of the information representation is to consider the dipole being located at the center of the sphere, so we can sum up all the dipole moments.
This modification of the algorithm allows us to calculate the capacitance matrix for a few hundred spheres with a typical distance between the spheres as small as one tenth of the sphere radius using a modest personal computer. (More closely located spheres require a larger number of image charges.)
The calculation of the D vectors is analogous to the calculation of the inverse capacitance matrix. For example, to determine the influence of E x field we calculate first the dipole moments (which will have only x-component) produced by the field in the independentsphere approximation. Then we use the iteration procedure described above to restore the equipotentiality of all spheres. At this stage image dipoles (with all spatial components) as well as image charge pairs appear. The island potentials for the unit external field E x are the components of the D vector corresponding to x-axis (we need three D vectors for three dimensions).
APPENDIX B:
In this Appendix we discuss the heat transfer during the adiabatic transition (switching)
between an arbitrary number of charge states. This analysis can be used for the fan-out circuits and for SET Parametron cells consisting of more than three islands. The formalism was developed long ago [46] [47] [48] and constitutes the basis of the reversible computation analysis giving the lower bound for the energy dissipation for irreversible logical gates.
The infinitesimal heat transfer to the thermal bath can be written as
where ε i is the (free) energy of the state i, σ i is its probability, dσ i is the probability change during the interval dt, and Γ i→j is the rate of transition from state i to state j (i.e. the corresponding tunneling rate). In the thermodynamically reversible adiabatic limit the probabilities satisfy the equilibrium distribution
Using the definition of Shannon's informational entropy
and using the evident equation i dσ i = 0 we get
We see that in the adiabatic case
It is not difficult to prove that in the general (nonadiabatic) case δQ ≥ −T dS inf . Let us introduce the difference
Using the general master equation
to substitute dσ i in Eq. (B6), making the resulting expression symmetric over indices i and j, and using the general thermodynamic relation for the tunneling rates Γ i→j /Γ j→i = exp((ε i − ε j )/T ) (c.f. Eqs. (18) and (29)) we obtain
After the simple transformations and using Eq. (B2) we finally get the expression
which is obviously positive or zero. This proves the general inequality
Notice that if we introduce also the "usual" entropyS so that δQ = T dS, then the total entropy S t = S inf +S is constant in the adiabatic case. In the general case, the total entropy is a non-decreasing function of time, dS t /dt ≥ 0, while the decrease ofS is not forbidden.
but these states are not explicitly participating in the theory of single-electron tunneling, at least in its simplest "orthodox" version. Using approximation (5) one could expect that for sufficiently large ratio r/R it should be possible to satisfy inequality 2/s − 1/r − 1/2d > 0 which would lead to ∆E c < δE c (simultaneously ∆E s > δE s ). This would "rotate" the phase diagram by 90 degrees, reversing the roles of E s and E c . However, this conclusion is an artifact of approximation (5) which is too inaccurate when s−R−r < ∼ max(R, r). Actually the axis reversal described above is impossible since the required relation 2C 
